منابع مشابه
A Parallel Analog CCD/CMOS Signal Processor
A CCO based signal processing IC that computes a fully parallel single quadrant vector-matrix multiplication has been designed and fabricated with a 2j..un CCO/CMOS process. The device incorporates an array of Charge Coupled Devices (CCO) which hold an analog matrix of charge encoding the matrix elements. Input vectors are digital with 1 8 bit accuracy.
متن کاملPapers Analog Dynamic Random - Access Memory ( ADRAM ) Unit Cell Implemented Using a CCD with Feedback
A novel unit cell for analog, dynamic, random-access memory is described. The unit cell is implemented using a charge-coupled device (CCD) and features voltage-inholtage-out operation with low power. The unit cell is essentially an algorithmic voltage sampleand-hold (SIH) circuit. It is sufficiently compact for imager frame memory application and may also find application in analog neural netwo...
متن کاملCcd Focal Plane Array Analog Image Processor
A focal plane array designed for real-time, general-purpose, image preprocessing is described. The analog charge-coupled device-based array operates in the charge domain and has sensing, storing, and computing capabilities. It captures the image data and performs local neighborhood operations. The array is digitally programmable and various image preprocessing tasks can be implemented. It uses ...
متن کامل500 MHz spaced Yb:fiber laser frequency comb without amplifiers.
An optical frequency comb based on Yb:ring fiber laser was demonstrated. This is the first time, to our knowledge, f(ceo) has been generated directly from the oscillator without further amplifications above 500 MHz repetition rate. The signal-to-noise ratio of the offset frequency was above 40 dB at 300 kHz resolution bandwidth, which supports easy stabilization. The offset frequency was stabil...
متن کاملAn Analog Memory Integrated Circuit for Waveform Acquisition up to 900 MHz
The design and implementation of a switched-capacitor memory suitable for capturing high-speed analog waveforms is described. Highlights of the presented circuit are a 900 MHz sampling frequency (generated on chip), input signal independent cell pedestals and sampling instances, and cell gains that are insensitive to component sizes. A two-channel version of the memory with 32 cells for each ch...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Nuclear Science
سال: 1986
ISSN: 0018-9499
DOI: 10.1109/tns.1986.4337056